Efficient reconfigurable regions management method for adaptive and dynamic FPGA based systems
Keywords:
Color structure descriptor, dynamic partial reconfiguration, FPGA, relocation.Abstract
Adaptive systems based on field programmable gate array (FPGA) architectures can greatly benefit from the high degree of flexibility offered by dynamic partial reconfiguration (DPR). By using this technique, hardware tasks can be loaded and reloaded on demand depending on the system requirements. In this paper, we propose to use the DPR for dynamic and adaptive implementation of a video cut detection application based on the MPEG-7 color structure descriptor (CSD). In the proposed implementation, different scenarios have been tested. Depending on the application and the system requirements, the CSD module can be loaded at any time with variable module size (corresponding to different version of the CSD) and allocated in different possible reconfigurable regions. Such implementation entails
many problems related to communication, relocation and reconfigurable region anagement. We will demonstrate how we have made this implementation successful through the use of an appropriate design method. This method was proposed to support the management of variable-size hardware tasks on DPR FPGAs based adaptive systems. It permits to efficiently handle the reconfigurable area and to relocate the reconfigurable modules in different possible regions. The implementation results for the considered application show an important optimization in terms of configuration time (until 66 %) and memory storage (until 87 %) and an efficient hardware resources utilization rate (until 90%).
References
Aljazzaf, Z. M. (2015). Modelling and measuring the quality
of online services. Kuwait Journal of Science, 42(3):134–157.
Becker, T., Luk, W. & Cheung, P. Y. K. (2007).
Enhancing relocatability of partial bitstreams for run-time
reconfiguration. Proceedings 2007 IEEE Symposium on
Field-Programme Custom Computing Machines.
Beckhoff, C., Koch, D. & Torresen, J. (2012). GoAhead: A
partial reconfiguration framework. Proceedings of the 2012
IEEE 20th International Symposium on Field-Programmable
Custom Computing Machines.
Ben Abdelali, A., Hannachi, M., Touil, L. & Mtibaa,
A. (2014). Adequation and hardware implementation of
the color structure descriptor for real-time temporal video
segmentation. Journal of Real-Time Image, 1–20.
Ben Abdelali, A. & Mtibaa, A. (2005). Toward hardware
implementation of the compact color descriptor for real time video
indexing. Advances in Engineering Software, 36(7):475–486.
Cernekova, Z., Pitas, I. & Nikou, C. (2006). Information
theory-based shot cut/fade detection and video
summarization. IEEE Transactions on Circuits and Systems
for Video Technology, 16(1):82–91.
Corbetta, S., Morandi, M., Novati, M., Santambrogio, M.
D., Sciuto, D. & Spoletini, P. (2009). Internal and external
bitstream relocation for partial dynamic reconfiguration.
IEEE Transactions on Very Large Scale Integration (VLSI)
Systems, 17(11):1650–1654.
Drahonovsky, T., Rozkovec, M. & Novak, O. (2013).
Relocation of reconfigurable modules on Xilinx FPGA.
Proceedings of the 2013 IEEE 16th International Symposium
on Design and Diagnostics of Electronic Circuits and
Systems, DDECS 2013, 175–180.
Flynn, A., Gordon-Ross, A. & George, A. D. (2009).
Bitstream relocation with local clock domains for partially
reconfigurable FPGAs. In 2009 Design, Automation & Test
in Europe Conference & Exhibition.
Hannachi, M., Rabah, H., Jovanovic, S., Abdelali, A.
& Mtibaa, A. (2014). Efficient relocation of variablesized
hardware tasks for FPGA-based adaptive systems. In
Microelectronics (ICM), 2014 26th International Conference
on Doha, Qatar.
Haroldsen, T., Nelson, B. & Hutchings, B. (2015).
RapidSmith 2: A framework for BEL-level CAD exploration
on Xilinx FPGAs. In Proceedings of the 2015 ACM/SIGDA
International Symposium on Field-Programmable Gate
Arrays (bll 66–69) New York, NY, USA: ACM.
Hong, C., Benkrid, K., Isa, N. & Iturbe, X. (2014). A runtime
reconfigurable system for adaptive high performance
efficient computing. ACM SIGARCH Computer Architecture
News, 41(5):113–118.
Horta, E. L., Lockwood, J. W. & Louis, S. (2001). PARBIT :
A tool to transform bitfiles to implement partial reconfiguration
of field programmable gate arrays ( FPGAs )
Ichinomiya, Y., Usagawa, S., Amagasaki, M., Iida,
M., Kuga, M. & Sueyoshi, T. (2012). Designing flexible
reconfigurable regions to relocate partial bitstreams.
Proceedings of the 2012 IEEE 20th International Symposium
on Field-Programmable Custom Computing Machines,
FCCM 2012, 241.
Kalte, H., Lee, G., Porrmann, M. & Rückert, U. (2005).
REPLICA: A bitstream manipulation filter for module
relocation in partial reconfigurable systems. In Proceedings -
th IEEE International Parallel and Distributed Processing
Symposium, IPDPS 2005 (Vol 2005)
Koch, D., Beckhoff, C. & Teich, J. (2008). Recobusbuilder
- a novel tool and technique to build statically and
dynamically reconfigurable systems for FPGAs. Proceedings
- 2008 International Conference on Field Programmable
Logic and Applications, FPL, 119–124.
Krulikovská, L. & Polec, J. (2012). An efficient method
of shot cut detection. International Journal of Electrical,
Computer, Energetic, Electronic and Communication
Engineering, 6(1):356–360.
Lysaght, P., Blodget, B., Mason, J., Young, J. & Bridgford,
B. (2006). Invited paper: enhanced architectures, design
methodologies and CAD tools for dynamic reconfiguration
of Xilinx FPGAs. 2006 International Conference on Field
Programmable Logic and Applications, 1–6.
Manjunath, B. S., Ohm, J. R., Vasudevan, V. V &
Yamada, A. (2001). Color and texture descriptors. IEEE
Transactions on Circuits and Systems for Video Technology,
(6):703–715.
Marques, N., Rabah, H., Dabellani, E. & Weber, S.
(2014). A novel framework for the design of adaptable
reconfigurable partitions for the placement of variable-sized
IP cores. IEEE Embedded Systems Letters, 0663(c), 45 -48.
Sohanghpurwala, A. A., Athanas, P., Frangieh, T. & Wood,
A. (2011). OpenPR: An open-source partial-reconfiguration
toolkit for xilinx FPGAs. IEEE International Symposium
on Parallel and Distributed Processing Workshops and Phd
Forum, (Xdl), 228–235.
Sudarsanam, A., Kallam, R. & Dasu, A. (2010). PRR-PRR
dynamic relocation. IEEE Computer Architecture Letters,
(2):44–47.
Touiza, M., Ochoa-Ruiz, G., Bourennane, E. B.,
Guessoum, A. & Messaoudi, K. (2013). A novel
methodology for accelerating bitstream relocation in partially
reconfigurable systems. Microprocessors and Microsystems,
(3):358–372.
Vertan, C., Zamfir, M. & Drˆ, A. (2011). Mpeg-7 compliant
generalized structure descriptor for still image indexing.
Computer, 2481–2484.
Vipin, K. & Fahmy, S. A. (2015). Mapping adaptive
hardware systems with partial reconfiguration using CoPR
for Zynq. 2015 NASA/ESA Conference on Adaptive
Hardware and Systems (AHS), 1–8.
Xilinx. (2012a). Virtex-5 FPGA Configuration User Guide
(Vol 191)
Xilinx. (2012b). Xilinx Partial Reconfiguration User Guide,
UG702, 1–124.
Yu, J. & Srinath, M. D. (2001). An efficient method for
scene cut detection. Pattern Recognition Letters, 22:1379–
